Untitled Document
 
Untitled Document
 
You may need to enable or update / install Adobe Flash Player Plug-in to display JPE e-Book in your device properly. If you use Google Chrome, please find information here
> Archives > Current Issues
JPE, Vol. 19, No. 5, September 2019
Design and Verification of Improved Cascaded Multilevel Inverter Topology with Asymmetric DC Sources
Tarmizi Tarmizi, Soib Taib, and M. K. Mat Desa
Area Low Power Converters
Abstract This paper presents the design and implementation of an improved cascaded multilevel inverter topology with asymmetric DC sources. This experimental inverter topology is a stand-alone system with simulations and experiments performed using resistance loads. The topology uses four asymmetric binary DC sources that are independent from each other and one H-bridge. The topology was simulated using PSIM software before an actual prototype circuit was tested. The proposed topology was shown to be very efficient. It was able to generate a smooth output waveform up to 31 levels with only eight switches. The obtained simulation and experimental results are almost identical. In a 1,200W (48.3?) resistive load application, the THDv and efficiency of the topology were found to be 1.7% and 97%, respectively. In inductive load applications, the THDv values were 1.1% and 1.3% for an inductive load (R=54? dan L=146mH) and a 36W fluorescent lamp load with a capacitor connected at the dc bus.
Keyword Asymmetric source,Degree switching,Generation level,H-bridge,Multilevel inverter
PDF
Full-text
Untitled Document