Untitled Document
Untitled Document

> Archives > Current Issues
JPE, Vol. 17, No. 3, May 2017
A Hybrid Filtering Stage Based Quasi-type-1 PLL under Distorted Grid Conditions
Yunlu Li, Dazhi Wang, Wei Han, Zhenao Sun, and Tianqing Yuan
Area Analysis, Modeling and Control
Abstract For three-phase synchronization applications, the synchronous reference frame phase-locked loop (SRF-PLL) is probably the most widely used technique due to its ease of implementation and satisfactory phase tracking performance under ideal grid conditions. However, under unbalanced and distorted grid conditions, its performance tends to worsen. To deal with this problem, a variety of filtering stages have been proposed and used in SRF-PLLs for the rejection of disturbance components at the cost of degrading the dynamic performance. In this paper, to improve dynamic performance without compromising the filtering capability, an effective hybrid filtering stage is proposed and incorporated into the inner loop of a quasi-type-1 PLL (QT1-PLL). The proposed filtering stage is a combination of a moving average filter (MAF) and a modified delay signal cancellation (DSC) operator in cascade. The time delay caused by the proposed filtering stage is smaller than that in the conventional MAF-based and DSC-based PLLs. A small-signal model of the proposed PLL is derived. The stability is analyzed and parameters design guidelines are given. The effectiveness of the proposed PLL is confirmed through experimental results.
Keyword Moving average filter,Phase locked loop,Synchronization
Untitled Document